00.00

34


IA Embarquée :

Enjeux et Technologies

Thierry Collette 2 Juillet 2024 PFIA, La Rochelle


www.thalesgroup.com

Artificial intelligence: ability to process information by artificial means





AI Research Activities




REF TRT-Fr/STI/2024/TC0037 – July 2024

This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.

Building a f

uture we can all trus


Towards the IT - OT convergence





REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.

Embedded AI



Algorithm paradigm vs. Algorithm complexity

Which paradigm is the most suitable with respect to technical constraints (Real Time, Space memory, ...) and functional performances ?

Embedded Al


Tradeoff between functional and technical performances (e.g. accuracy vs. size)

Green Al Reducing the carbon footprint of Thales Al based systems

Sovereignty (toward dis-ITAR-ization) Licenses, tools and libraries



R&T Challenges for Mastering Embedded AI





REF TRT-Fr/STI/2024/TC0037 – Jul , This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.


HW Accelerators



0

0






e.g. Object detection



e.g. on-board satellite image processing



e.g. trajectory optimisation

THALES applications

Design constraints (perf/SWaP...)



Design and Optimisation

- Al algorithms optimisation and implementation
- Design and development of dedicated HW architectures
- Optimisation of applications for IoT and Edge computing
- Co-design with Thales Business Lines
- Selection of the best hardware target



Expertise

PoCs & derisking

Innovation transfers




THALES Building a future we can all trust

REF TRT-Fr/STI/2024/TC0037 - July 2024

This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.

Embedded AI workflow: towards automation

🕃 Calypso



- Data augmentation
- Domain adaptation / transfer learning

Thales Neural Processor

> Programmable processor in FPGA

- Fully programmable Convolutional Neural Network (CNN) processor.
- Support of a wide range of CNNs.
- No need of design expertise.

> Fully scalable architecture

Building a future we can all trus

- Exploiting 100s to 1000s of processing elements
 - Optimally used to deliver hundreds of GMAC/s
- Can be automatically tuned to any FPGA
 - Low-cost to high-performance devices
 - Automatic compiler generation for a given configuration

> Multi FPGA vendor support (ongoing work)

> Can be integrated in embedded smart sensors

Any

compatible


CNN

application






Use-case example 1: oil spill detection





Use-case example 2: aerial vehicle detections





Edge Computing a new technology to master



REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved. 0

Modular Open HW approach in order to optimize the energy efficiency

> Design of a modular software-defined Edge computer (ODYSSAI)

- Use of existing open standards (OCP, interfaces, interoperability, firmware, power, security, etc.),
- Integration of heterogeneous and energy-efficient computing solutions (either low cost),
- High modularity and scalability capabilities (sustainability),
- Leverage IT/OT convergence,
- Chiplet architectures with UCIe interfaces, ...

> Leverage the compute-everywhere architecture


- Compute where the data are stored (NearMC, InMC),
- Compute during data transfers (DPU), RL during missions,...

> Use of embedded computers instead of IT ones

- eGPUs vs IT GPU accelerators,
- ARM vs x86 cores, RISC-V tomorrow.



REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.




Compute-everywhere Edge architecture

Autonomy = Distributed Embedded Al










REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.





REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales © 2023 THALES. All rights reserved.





IA EMBARQUÉE POUR LA DEFENSE

Le calcul « off line » devient de plus en plus « in line »

La maitrise des architectures edge est clé

L'IA distribuée n'est pas qu'un sujet algorithmique



REF TRT-Fr/STI/2024/TC0037 – July 2024 This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales @ 2023 THALES. All rights reserved.